Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.

Slides:



Advertisements
Présentations similaires
Cliquez et modifiez le titre Cliquez pour modifier les styles du texte du masque Deuxième niveau Troisième niveau Quatrième niveau Cinquième niveau 1 Regulation.
Advertisements

Information Theory and Radar Waveform Design Mark R. bell September 1993 Sofia FENNI.
NAME: Abdul Saleem Mir Enrollment Number: 49/2010 7th ELECTRICAL
ASPIC Front-end CCD Readout Circuit For LSST camera
PERFORMANCE One important issue in networking is the performance of the network—how good is it? We discuss quality of service, an overall measurement.
SKIROC status LAL – EUDET France – 05/04/2007. Common DAQ Slice FE FPGA PHY VFE ASIC Dat a Clock+Config+Control VFE ASIC VFE ASIC VFE ASIC Conf/ Clock.
« Petit Suisse » Nutrition value Packaging Price.
Design of Wideband Power Amplifier based on Microstrip Lines M.Ribate 1, R.Mandry 1, A.Errkik 1, M.Latrach 2 1 LMEET FST of SETTAT, University of Hassan.
An Introduction To Two – Port Networks The University of Tennessee Electrical and Computer Engineering Knoxville, TN wlg.
Voltage Sephiroth Kwon GRMA OUTLINE Advanced Configuration and Power Interface Before Power On Voltage and Signal –Power Supply and Stand.
Traffic Sign Recognition Jacob Carlson Sean St. Onge Advisor: Dr. Thomas L. Stewart.
Electronic Instrumentation Lecturer Touseef Yaqoob1 Sensors and Instrumentation Sensors and Instrumentation.
 Components have ratings  Ratings can be Voltage, Current or Power (Volts, Amps or Watts  If a Current of Power rating is exceeded the component overheats.
IP Multicast Text available on
Template Provided By Genigraphics – Replace This Text With Your Title John Smith, MD 1 ; Jane Doe, PhD 2 ; Frederick Smith, MD, PhD 1,2 1.
Multisim Tutorial An Introduction to the Interface.
From Implementing Cisco IP Routing (ROUTE) Foundation Learning Guide by Diane Teare, Bob Vachon and Rick Graziani ( ) Copyright © 2015 Cisco Systems,
Copyright © 2003 Texas Instruments. All rights reserved. DSP C5000 Chapter 20 Polyphase FIR Filter Implementation for Communication Systems.
Update on Edge BI pricing January ©2011 SAP AG. All rights reserved.2 Confidential What you told us about the new Edge BI pricing Full Web Intelligence.
UBC104 Embedded Systems Review: Interrupts & Timers.
Les questions Grammaire: p
Point de départ You are familiar with the class of French verbs whose infinitives end in -er. The infinitives of a second class of French verbs end.
1 Virtex-5 FXT 100 FPGA/KIT ML523
Formules en 2 étapes 1MPES4
L'heure.
Speaking Exam Preparation
Theme Two Speaking Questions
L’heure (Time) Quelle heure est-il? Il est une heure (it’s 1:00)
LEACH & LEACH-C & V-LEACH. Overview Introduction Existing Protocols – Direct Transmission – Minimum Transmission Energy LEACH Stochastic Threshold Algorithm.
Qu’est-ce que c’est? 1A.1 Nouns & Articles p
1 S Transmission Methods in Telecommunication Systems (4 cr) Transmission Channels.
Mobile Communications Systems Janaka Harambearachchi.
PoIsson d’avril 1ᵉʳ Avril ▫ 1st April.
Réunion service Instrumentation Activités CMS-Traces
Nom Fonction JuiceMagIC
Reflective verbs or Pronominal verbs
Strengths and weaknesses of digital filtering Example of ATLAS LAr calorimeter C. de La Taille 11 dec 2009.
A Unified Understanding of the Many Forms of Optical Code Division Multiplexing Eli Yablonovitch Rick Wesel Bahram Jalali Ming Wu Ingrid Verbauwhede Can.
Quantum Computer A New Era of Future Computing Ahmed WAFDI ??????
Quelle heure est-il?.
Français I – Leçon 6A Structures
Conjugating regular –er verbs en français
INVERTER LOAD SPEED CONTROLLER Power demand Speed reference ENGINE 230/400V 50Hz/60Hz PMGPMG 1 f = Hz Speed =var Island Operation of the Adjustable.
© 2004 Prentice-Hall, Inc.Chap 4-1 Basic Business Statistics (9 th Edition) Chapter 4 Basic Probability.
1539pk CONTROL OF ACTIVE POWER AND FREQUENCY Copyright © P. Kundur This material should not be used without the author's consent.
P&ID SYMBOLS. P&IDs Piping and Instrumentation Diagrams or simply P&IDs are the “schematics” used in the field of instrumentation and control (Automation)
1 Introduction To Resonant Circuits University of Tennessee, Knoxville ECE Department wlg.
Integrated Gasification Combined Cycle Plant By Abhijit Kumar Prasad Submitted to Dr. B.Paul Assistant Professor MNNIT Allahabad.
1 ISO/TC 176/SC 2/N1219 ISO 9001:2015 Revision overview - General users July 2014.
Lect12EEE 2021 Differential Equation Solutions of Transient Circuits Dr. Holbert March 3, 2008.
Introduction to Computational Journalism: Thinking Computationally JOUR479V/779V – Computational Journalism University of Maryland, College Park Nick Diakopoulos,
High-Availability Linux Services And Newtork Administration Bourbita Mahdi 2016.
Le soir Objectifs: Talking about what you do in the evening
Nous allons apprendre…
PoIsson d’avril 1ᵉʳ Avril ▫ 1st April.
Point de départ You are familiar with the class of French verbs whose infinitives end in -er. The infinitives of a second class of French verbs end.
Standards Certification Education & Training Publishing Conferences & Exhibits Automation Connections ISA EXPO 2006 Wed, 1:00 Oct 18.
1539pk EXCITATION SYSTEMS Copyright © P. Kundur This material should not be used without the author's consent.
beam charge measurements
© by Vista Higher Learning, Inc. All rights reserved.4A.1-1 Point de départ In Leçon 1A, you saw a form of the verb aller (to go) in the expression ça.
By : HOUSNA hebbaz Computer NetWork. Plane What is Computer Network? Type of Network Protocols Topology.
1 Sensitivity Analysis Introduction to Sensitivity Analysis Introduction to Sensitivity Analysis Graphical Sensitivity Analysis Graphical Sensitivity Analysis.
CELL DYNAMICS IN SOME BLOOD DISEASES UNDER TREATMENT
Les négatifs et l’interrogation
Lequel The Last Part.
Good Morning, Bonjour, Worsley Brigade!
University : Ammar Telidji Laghouat Faculty : Technology Department : Electronics 3rd year Telecommunications Professor : S.Benghouini Student: Tadj Souad.
Line / Wall Follower The line/wall follower IR/Ultrasonic sensor Robot is capable of following a black line on a white surface/wall autonomously and with.
Transcription de la présentation:

Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main premise: Lock in to a frequency or phase component of an incoming signal and give a synchronized output Block diagram: Circuit Operation Phase Detector: Creates an output proportional to the phase difference between its input signals, the incoming data and the feedback signal. Loop Filter: A low pass filter; adds another pole to the feedback loop to control lock-in range and frequency. Voltage-Controlled Oscillator: Produces a clock signal whose frequency is proportional to its input voltage. Divide-by-N Counter: Feeds the output clock signal, its frequency divided by N, back to the PD. Closed Loop Gain: Phase-Locked Loops Phase Detector & Loop Filter: Schematic and Responses VCO Current Pump and the VCO: Schematic and Responses Phase detector and the loop filter Transient responses for the phase detector and the loop filter Full VCO VCO, input voltage vs. frequency A VCO current pump VCO current pump, current vs. V in Design Specifications Design Goal Given a reference clock signal at 200 kHz, design a PLL whose output will oscillate in a range between 110 MHz to 130 MHz. For the block diagram above, this requires a divide-by-N counter with N between 550 and 650. Therefore we used a 10-bit binary downcounter. The inputs set the number it starts counting down from. The output of the VCO is the “count” signal for the counter. When the counter reaches zero, it is reloaded and sends a pulse to the phase detector. 10-bit Counter Schematics Phase-Locked Loop, Complete Circuit Phase-Locked Loop, Operation: Simulation Results Reference Clock and the Counter OutputPD output to loop filter and loop filter output to VCO VCO outputs at the beginning of the simulation and after lock-in

FM Transceiver: Frequency-Modulation Transmitter and Receiver A FM transceiver consists both FM transmitter and FM receiver where FM stands for “frequency modulation”. Transmitter and receiver are the basic building blocks in modern wireless communication systems. A transmitter modulates the information signal and transmits the modulated signal in form of electro-magnetic wave. A receiver, on the other hand, receives this modulated signal and demodulates it in which way the original information is recovered. Frequency modulation differs from amplitude modulation by reflecting the changing of the amplitude of the information signal to the frequency domain. The superheterodyne topology is used for high frequency solution. We are working on the design and hardware implementation of a high-frequency FM transceiver. First, we try to investigate some of the design issues and thus improve the performance of the system. Second, we use this transmitter as the platform to test signal interference effects associated with the topology. Receiver Chip Layout Transmitter PC Board Design Design of High-Frequency FM Transceiver FM Transmitter The information signal is first added to a DC signal which enables the VCO (voltage controlled oscillator) to have the maximal operation linearity. The VCO acts as the FM modulator. The modulated signal is up-converted by the mixer to wanted carrier frequency. The PA (power amplifier) further increases the signal level which is transmitted by the antenna. FM Receiver The modulated signal sent out by the transmitter is received by the antenna at the receiver end and is amplified by the LNA (low noise amplifier). The mixer down-converts this signal to intermediate frequency (IF), realizing the tuning function. The PLL (phase lock loop) demodulates the FM signal and thus the original information is recovered for processing. Design Note A High-Frequency FM Transceiver DC Bias: Voltage regulator that has very low output resistance. VCO: Current Starved Ring Oscillator. Power Amplifier: Class A cascade common-emitter amplifier with emitter degeneration and resonant load. Antenna: Loop antenna with 50Ω radiant impedance. LNA: Cascode amplifier with input matching and output buffer. Mixer: Gilbert cell. Local Oscillator: Colpitts oscillator. PLL: Phase frequency detector, charge pump, loop filter, and VCO.