1 Virtex-5 FXT 100 FPGA/KIT ML523

Slides:



Advertisements
Présentations similaires
THALES Communications Les informations contenues dans ce document sont la propriété exclusive du Groupe THALES. Elles ne doivent pas être divulguées sans.
Advertisements

Il est quelle heure?.
9e Année - Français Cadre
La salle de classe Aims for today: All: To share our opinions of different subjects with the class. To understand other peoples opinions of different subjects.
L’ensemble microcanonique
Les verbes réfléchis Les normes: Communication 1.2 Comparisions 4.1
Mathematics In the mathematics classroom, there are some chairs with desks, there is a whiteboard with markers and chalk. There is a teacher desk, there.
Negative sentences Questions
Développements autour de l’ ATCA et ROD pour le SLHC au LAPP A.Bazan, F. Bellachia, S. Cap, N. Dumont Dayot, L. Fournier, N. Letendre, G. Perrot P. Iengo,
Banc Omegapix2 3D/Digital Firmware/Software O. LE DORTZ LPNHE Paris 29 octobre 2013/ Réunion PPS.
Chaine d’acquisition du Calorimètre LArg ATLAS Nicolas Dumont Dayot pour le groupe ATLAS-LAPP 11/06/2014Acquisition ATLAS LArg-VLSI
Développements autour d’ ATCA et ROD pour le HL-LHC au LAPP A. Bazan, F. Bellachia, S. Cap, N. Dumont Dayot, L. Fournier, N. Letendre, G. Perrot I.Wingerter.
Réunion de service 28/02/2012. L1 L2 Détection Action Contrôle  Mesure en permanence la différence de longueur des deux bras (d=L1-L2)  précision de.
The relationship between the different FEB projects The first MainBoard and its Processing DaughterBoard will be developed for 3-in-1, but keeping the.
SKIROC status LAL – EUDET France – 05/04/2007. Common DAQ Slice FE FPGA PHY VFE ASIC Dat a Clock+Config+Control VFE ASIC VFE ASIC VFE ASIC Conf/ Clock.
PERFORMANCE One important issue in networking is the performance of the network—how good is it? We discuss quality of service, an overall measurement.
SKIROC status LAL – EUDET France – 05/04/2007. Common DAQ Slice FE FPGA PHY VFE ASIC Dat a Clock+Config+Control VFE ASIC VFE ASIC VFE ASIC Conf/ Clock.
1 Case Study 1: UNIX and LINUX Chapter History of unix 10.2 Overview of unix 10.3 Processes in unix 10.4 Memory management in unix 10.5 Input/output.
An Introduction To Two – Port Networks The University of Tennessee Electrical and Computer Engineering Knoxville, TN wlg.
IP Multicast Text available on
Template Provided By Genigraphics – Replace This Text With Your Title John Smith, MD 1 ; Jane Doe, PhD 2 ; Frederick Smith, MD, PhD 1,2 1.
Copyright © 2003 Texas Instruments. All rights reserved. DSP C5000 Chapter 20 Polyphase FIR Filter Implementation for Communication Systems.
1. Neal Creative | click & Learn more Neal Creative © TIP │ Use the built-in c olor palette with green and yellow for callouts and accents Neal Creative.
L’Electronique Back-End du Détecteur SciFi
TP4
jeudi, le quatorze septembre
Supporting Students Mental Health Appuis à la santé mentale des élèves
Où? d’Unité 3, leçon 6.
François Schnell – ULP Multimedia
L'heure.
L’heure (Time) Quelle heure est-il? Il est une heure (it’s 1:00)
Qu’est-ce qu’ils aiment faire?
Mon enfance Quand tu étais petit, tu étais comment?
Le Démonstrateur version LPC
Strengths and weaknesses of digital filtering Example of ATLAS LAr calorimeter C. de La Taille 11 dec 2009.
ABAQUS I Summary Program Capability Components of an ABAQUS Model Elements, Materials and Procedures Modules (analysis, pre and post processing) Input.
Bonjour! C’est mardi! C’est la semaine de la fête annuelle de l’école. Thèmre: Voyage à travers les E.U. (Etats Unis) Soyez prêts à présenter les mini-projets:
Quantum Computer A New Era of Future Computing Ahmed WAFDI ??????
© 2004 Prentice-Hall, Inc.Chap 4-1 Basic Business Statistics (9 th Edition) Chapter 4 Basic Probability.
F RIENDS AND FRIENDSHIP Project by: POPA BIANCA IONELA.
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
1.Warm-up packet vert ex: C, D, & E
High-Availability Linux Services And Newtork Administration Bourbita Mahdi 2016.
Technologies SoPC (System On Programmable Chip)
Pablo Picasso P____ P_______
Personnages dessinés à la main
Quelle est la date aujourd’hui?
MATLAB Basics With a brief review of linear algebra by Lanyi Xu modified by D.G.E. Robertson.
Definition Division of labour (or specialisation) takes place when a worker specialises in producing a good or a part of a good.
C’est quel numéro? Count the numbers with pupils.
Quelle est la date aujourd’hui?
By:- Israr K. Raja Islamabad, Pakistan. Supply Chain Activities those Affect the Financial Performance Supply chain managers make decisions and use organizational.
Bienvenue Au monde des Pronoms.
beam charge measurements
Task while waiting for everyone to finish writing the WALT and WILF
Another world If I find in my self a desire that no one experience of the world could not meet, probably explanation would be that II am made for another.
Status Daq µTCA et carte Asm
5S Methodology How to implement "5S" and get extraordinary results.
Coupe du Monde 2010 TOP TRUMPS!.
4C Telling Exact Time.
CELL DYNAMICS IN SOME BLOOD DISEASES UNDER TREATMENT
Faire and expressions with Faire
«Ma sœur» Vitaa.
University : Ammar Telidji Laghouat Faculty : Technology Department : Electronics 3rd year Telecommunications Professor : S.Benghouini Student: Tadj Souad.
Faire and expressions with faire
Line / Wall Follower The line/wall follower IR/Ultrasonic sensor Robot is capable of following a black line on a white surface/wall autonomously and with.
IMPROVING PF’s M&E APPROACH AND LEARNING STRATEGY Sylvain N’CHO M&E Manager IPA-Cote d’Ivoire.
Transcription de la présentation:

1 Virtex-5 FXT 100 FPGA/KIT ML523 2011.12.16 SINGLE-CHIP REAL-TIME DUAL BEAM FORMER WITH CORRELATION CAPABILITIES AT NRT 1 Virtex-5 FXT 100 FPGA/KIT ML523 12 twin Channels for FAN (but 24 complex gain sets), 24 (and later 32) channels for BAO cylinders Full rate dual beam-forming for trigger ~30KHz Addition from 2 to 65536 dual square-modules Correlation : Visibility of only one channel pair at the same time <=> full rate with effective trigger 390Hz for 78 visibilities (12 channels) => Source tracking Results on CasA transit Results on 3c123 transit 29.3.2012 H. Deschamps

2011.12.16 COMPUTATION OF THE VISIBILITIES WITH THE SAME FPGA AND ANOTHER FIRMWARE N channels : N(N+1)/2 elements in the visibility matrix => 2 multipliers on the diagonal + 4 multipliers on the other parts = 2N2 multipliers #12 channels => 288 multipliers #16 channels => 512 multipliers #24 channels => 1152 multipliers #32 channels=> 2048 multipliers Virtex 5 FxT 100 has 256 multipliers and 16 GtX transceivers : #16 at half rate : #32 at 1/8 rate *KIT Virtex-6 ML623** (LXT 240) has 768 multipliers and 24 GTX transceivers = 48 channels of ADC board, and can perform full-rate correlation at #16. ** $ 4995 29.3.2012 H. Deschamps

COMPUTATION OF THE VISIBILITIES WITH THE NEW VC707 VIRTEX-7 BOARD 2011.12.16 COMPUTATION OF THE VISIBILITIES WITH THE NEW VC707 VIRTEX-7 BOARD VC707 2800 multiplieurs 16x 10GbPS Rx+Tx (FMC) Visi 37 canaux /coup horloge (2800/2)1/2 UNIBOARD 10,304 multiplieurs 16x 10GbPS Rx+Tx (SFP) Visi 70 canaux /coup horloge (10304/2)1/2 29.3.2012 H. Deschamps

CLOCK DISTRIBUTION (DISTCLK) External 10MHz Reference Clock 2011.12.16 CLOCK DISTRIBUTION (DISTCLK) 8x RJ 45 Clock & command for 8 ADC boards 2x differential clocks for RF mixer 8x RJ 45 Clock & command for 8 ADC boards 2x differential clocks for RF mixer DISTCLK (receiver) DISTCLK (receiver) DISTCLK (emitter) External 10MHz Reference Clock Control by external software 29.3.2012 H. Deschamps

CORRELATEUR DISTCLK AUTRE 29.3.2012 H. Deschamps Nançay 2011.12.16 ACTIONS A VENIR CORRELATEUR Nançay  Visibilités en poursuite Gains obtenus par les visibilités du corrélateur Dual beam avec ces gains en transit et/ou poursuite Papier Real-Time 2012 à Berkeley (si accepté) DISTCLK Mise au point routines de commande Simplification du code C du FPGA Mise au point de la carte réceptrice pour traitement de l'horloge fibre encodée AUTRE Automatisation Acq LAL/Corrélateur/DISTCLK/Chariot Amelioration du firmware du FPGA corrélateur RAZ individuel de chaque MGT Monitoring de l’alignement, lock PLLs… sur chaque canal. Stagiaire 29.3.2012 H. Deschamps